DATE is pleased to present a special hybrid format for its 2022 event, as the situation related to COVID-19 is improving but safety measures and restrictions will remain uncertain for the upcoming months across Europe and worldwide. In transition towards a future post-pandemic event again, DATE 2022 will host a two-day live event in presence in the city of Antwerp (just north of Brussels in Belgium), to bring the community together again, followed by other activities carried out entirely online in the subsequent days. This setup combines the in-presence experience with the opportunities of on-line activities, fostering the networking and social interactions around an interesting program of selected talks and panels on emerging topics to complement the traditional DATE high-quality scientific, technical and educational activities.

W02 Workshop on System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA 2021)

Start
End
Important Dates
    Submission Deadline for extended abstracts
      Notification of acceptance (ext. abstracts)
      Organizer
      Frank Hannig, Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany
      Organizer
      Paolo Meloni, University of Cagliari, Italy
      Organizer
      Matteo Spallanzani, ETH Zürich, Switzerland
      Organizer
      Matthias Ziegler, Fraunhofer Institute for Integrated Circuits (IIS), Erlangen, Germany
      Keynote Speaker
      Luca Benini, ETHZ, Switzerland
      Keynote Speaker
      Michaela Blott, Xilinx Research, Ireland
      Speaker
      Walther Carballo Hernández, Universit´e Clermont Auvergne, France
      Speaker
      Olivia Weng, University of California, San Diego, United States
      Speaker
      Mikail Yayla, TU Dortmund, Germany
      Speaker
      Dainius Jenkus, Newcastle University, United Kingdom
      Speaker
      Muhammad Sabih, Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany
      Speaker
      Francesco Paissan, Fondazione Bruno Kessler, Italy
      Speaker
      Quentin Ducasse, ENSTA Bretagne, France
      Speaker
      Christopher Metz, University Bremen, Germany
      Speaker
      Cristina Chesta, Santer Reply SpA, Italy
      Speaker
      Etienne Dupuis, Lyon Institute of Nanotechnology, France
      Speaker
      Simon Pfenning, Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany
      Speaker
      Sorin Grigorescu, Transilvania University of Brasov and Elektrobit Automotive, Romania
      Speaker
      Augusto Vega, IBM T. J. Watson Research Center, United States

      W02.O Welcome and Introduction

      Session Start
      Session End
      Friday Workshops Co-Chair
      Frank Hannig, Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany
      Friday Workshops Co-Chair
      Paolo Meloni, University of Cagliari, Italy
      Friday Workshops Co-Chair
      Matteo Spallanzani, ETH Zürich, Switzerland
      Friday Workshops Co-Chair
      Matthias Ziegler, Fraunhofer Institute for Integrated Circuits (IIS), Erlangen, Germany

      W02.K.1 Keynote Speech 1

      Session Start
      Session End
      Keynote Speaker
      Luca Benini, ETHZ, Switzerland
      Presentations

      W02.K1.1 In-Sensor ML — Heterogeneous Computing in a mW

      Start
      End
      Keynote Speaker
      Luca Benini, ETHZ, Switzerland

      W02.K.2 Keynote Speech 2

      Session Start
      Session End
      Keynote Speaker
      Michaela Blott, Xilinx Research, Ireland
      Presentations

      W02.K.2.1 Specialization in Hardware Architectures for Deep Learning

      Start
      End
      Keynote Speaker
      Michaela Blott, Xilinx Research, Ireland

      W02.C Closing

      Session Start
      Session End
      Friday Workshops Co-Chair
      Frank Hannig, Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany
      Friday Workshops Co-Chair
      Paolo Meloni, University of Cagliari, Italy
      Friday Workshops Co-Chair
      Matteo Spallanzani, ETH Zürich, Switzerland
      Friday Workshops Co-Chair
      Matthias Ziegler, Fraunhofer Institute for Integrated Circuits (IIS), Erlangen, Germany